EDA 12进制计数器VHDL 语言

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity add_sub is p