个人用verilog写的脉冲发生器代码

module confirmpulse ( clk, reset, start, pulse, pulsewide ); input clk, reset, start; input [7:0] pu