FPGA时钟倍频分频DCM IPCORE(源码及仿真图)

moduletb_test;// Inputs reg CLK_IN1; reg RESET;// Outputs wire CLK_OUT1; wire LOCKED;// Instantiate