verilog秒表代码

module stopwatch(clk,out,reset,cin,ocom,count); output[3:0] ocom; output[7:0] out; output count; inp