[信息与通信]Verilog语言

Verilog 语言always@(a or b or c)assign out = enable ? in : ‘bz ;mytri tri_inst(.out(sout),.in(sin),.en