FPGACPLD应用技术数字系统的验证

- 逻辑设计 - `timescale 1ns/1nsModule paobiao(clk,reset,pause,ms_h,ms_l,s_h,s_l,m_h,m_l);